

TITLE	Page
Cover Sheet	1
Block Diagram	2
CPU-Memory, CPU-PEG/Display	3,4
CPU-Control/MISC/CFG/Audio	5
CPU-Power,CPU-GND	6,7
DDR4 1/2,DDR4 3/4,DDR4-POWER/GND-1/2	8,9,10,11
PCH-USB/PCIE/DMI/SATA	12
PCH-Audio/Display/Clock	13
PCH-GPIO/USBOC#/SATASTRAP	14
PCH-LPC/SPI/SMBUS/MISC	15
PCH-Power,PCH-GND,PCH-Strap	16,17,18
PCIE SLOT-CPU(X16)	19
PCIE SLOT-PCH(X1)	20
SIO-NCT6793D1,2/FAN CONTROLLOR1,2	21,22,23,24
AUDIO - ALC892/887,AUDIO - depop circuit	25,26
LAN - RTL8111H	27
DVI/HDMI	28,29
M.2/USB2.0/USB3.0/SATA connector/TYPE-A+C	30,31,32,33,34
CLR_CMOS circuit/BIOS ROM	35,36
ACPI CONTROLLER	37
PWM-RT3606BC/VCORE 3PHASE/VGT 2PHASE	38,39,40
DDR4 Power-RT8125E/DDR-MP2147-VPP25	41,42
CPU PWR_ST/PLL	43
PCH Core power	44
VCCSA - POWER/VCCIO - POWER	45,46
ATX F_Panel/TPM/MSI_LED	47
DEBUG LED/EMI CAP/Manial Part	48,49,50
Power Map/Power Sequence/GPIO MAP	51,52,53
Revision History	54

# MS-7A70

mATX:243\*226

Ver: 10

## Intel-KabyLake-S plamform

### CPU:

LGA1151

CPU POWER PAK \*3 Phase

GT POWER PAK \*2 Phase

### System Chipset:

SPT-H :B250 colay H270

### Onboard Chip:

HD Audio Codec: ALC892

SIO: NCT6795D

Flash ROM: SPI 64 MB

### PWM:

VCORE - RT3606

DDR - RT8125E

PCH(1.0V) - RT8125E

VCCSA - RT8125E

VCCIO - NB681(Converter)

VPP25 - MP2147

### Main Memory:

DDR4 \* 4 (Dual Channel)

### LDO:

VCCSTPLL - GS7133

### ACPI:

5VDAUL:uP7501

5VDIMM:uP7501

3VSB:GS7133+PN MOS

3VDSW:GS7133

### Expansion Slots:


PCI Express (X16) Slot \* 1


PCI Express (X1 ) Slot \* 2







MICRO-STAR INT'L CO.,LTD		
MS-7A70		
Size Custom	Document Description Cover Sheet	Rev 10
Date: Monday, September 12, 2016 Sheet 1 of 56		



MS-7A70 Block Diagram








For DMI reference VCCIO USE please close to DMI via side







2015.04.23 for debug use




## CFG Table


CFG Table			
7	HIGH	LOW	DESCRIPTION
0	NO LOCK	LOCK	PCI PG LOCK
1			RSVD
2	NORM	REVERSE	PG LANE REVERSAL
3			RSVD
4	DISABLE	ENABLE	eDP
5	DISABLE	ENABLE	PGCFGSEL[0]
6	DISABLE	ENABLE	PGCFGSEL[1]
7	RESET#	SIGS REQ	PGG CEEB TRAINING
8			RSVD
9			RSVD
10			RSVD
11			RSVD
12			RSVD
13			RSVD
14	RSVD		
15	RSVD		





Close CPU <1100 mil  
1000 mil < CPU XDP MBP0~1 < 6000 mil



2015.06.02 depop



SIO side is 3V level



```
For VCCST_PWRGD deassertion
max:1us
```




**MICRO-STAR INT'L CO.,LTD**

**MS-7A70**


Size Custom	Document Description <b>CPU-Control/MISC/CFG/Audio</b>	Rev 10
Date: Monday, September 12, 2016		Sheet 5 of 56







A1 A0 B1 B0



3 M\_DQS\_A\_DP7 >> M\_DQS\_A\_DP7 278 DQS7P  
3 M\_DQS\_A\_DN7 >> M\_DQS\_A\_DN7 277 DQS7N  
3 M\_DQS\_A\_DP6 >> M\_DQS\_A\_DP6 267 DQS6P  
3 M\_DQS\_A\_DN6 >> M\_DQS\_A\_DN6 266 DQS6N  
3 M\_DQS\_A\_DP5 >> M\_DQS\_A\_DP5 256 DQS5P  
3 M\_DQS\_A\_DN5 >> M\_DQS\_A\_DN5 255 DQS5N  
3 M\_DQS\_A\_DP4 >> M\_DQS\_A\_DP4 245 DQS4P  
3 M\_DQS\_A\_DN4 >> M\_DQS\_A\_DN4 244 DQS4N  
3 M\_DQS\_A\_DP3 >> M\_DQS\_A\_DP3 186 DQS3P  
3 M\_DQS\_A\_DN3 >> M\_DQS\_A\_DN3 185 DQS3N  
3 M\_DQS\_A\_DP2 >> M\_DQS\_A\_DP2 175 DQS2P  
3 M\_DQS\_A\_DN2 >> M\_DQS\_A\_DN2 174 DQS2N  
3 M\_DQS\_A\_DP1 >> M\_DQS\_A\_DP1 164 DQS1P  
3 M\_DQS\_A\_DN1 >> M\_DQS\_A\_DN1 163 DQS1N  
3 M\_DQS\_A\_DP0 >> M\_DQS\_A\_DP0 153 DQS0P  
3 M\_DQS\_A\_DN0 >> M\_DQS\_A\_DN0 152 DQS0N  
3 M\_CK\_A\_DP1 >> M\_CK\_A\_DP1 218 CK1P  
3 M\_CK\_A\_DN1 >> M\_CK\_A\_DN1 219 CK1N  
3 M\_CK\_A\_DP0 >> M\_CK\_A\_DP0 74 CK0P  
3 M\_CK\_A\_DN0 >> M\_CK\_A\_DN0 75 CK0N

235 C2  
237 S3\_N\_C1  
93 S2\_N\_C0  
89 S1\_N  
84 S0\_N  
203 CKE1  
60 CKE0  
91 ODT-1  
87 ODT-0  
199 CB-7  
54 CB-6  
192 CB-5  
47 CB-4  
201 CB-3  
56 CB-2  
194 CB-1  
49 CB-0

DIMM\_RESET# 58 RESET\_N  
DIMM1\_EVENT 78 EVENT\_N  
3 M\_ALERT\_A\_N >> M\_ALERT\_A\_N 208 ALERT\_N  
3 M\_ACT\_A\_N >> M\_ACT\_A\_N 62 ACT\_N  
3 M\_PARITY\_A >> M\_PARITY\_A 222 PAR

230 SAVE\_N\_NC

VCC\_DDR  
144 RFU-0  
205 RFU-1  
227 RFU-2

DDRIV-288P\_SNOW\_WHITE-RH

15 DRAM\_RESET# >> R615 470R/1%/4 >> DIMM\_RESET# >> DIMM\_RESET# 9

C232  
X\_C0.1u16X4

15.30 SMBCLK\_VCC >> SMBCLK\_VCC R612 470R/1%/4 >> SMB\_CLK\_DIMM 9  
15.30 SMBDATA\_VCC >> SMBDATA\_VCC R614 470R/1%/4 >> SMB\_DATA\_DIMM 9

DQ-63 280 M\_DATA\_A57  
DQ-62 136 M\_DATA\_A59  
DQ-61 273 M\_DATA\_A61  
DQ-60 128 M\_DATA\_A56  
DQ-59 282 M\_DATA\_A60  
DQ-58 137 M\_DATA\_A62  
DQ-57 275 M\_DATA\_A58  
DQ-56 130 M\_DATA\_A63  
DQ-55 269 M\_DATA\_A55  
DQ-54 124 M\_DATA\_A53  
DQ-53 262 M\_DATA\_A48  
DQ-52 117 M\_DATA\_A50  
DQ-51 271 M\_DATA\_A49  
DQ-50 126 M\_DATA\_A51  
DQ-49 284 M\_DATA\_A52  
DQ-48 119 M\_DATA\_A54  
DQ-47 258 M\_DATA\_A42  
DQ-46 113 M\_DATA\_A46  
DQ-45 251 M\_DATA\_A40  
DQ-44 108 M\_DATA\_A41  
DQ-43 260 M\_DATA\_A43  
DQ-42 115 M\_DATA\_A47  
DQ-41 253 M\_DATA\_A44  
DQ-40 108 M\_DATA\_A45  
DQ-39 247 M\_DATA\_A39  
DQ-38 102 M\_DATA\_A38  
DQ-37 240 M\_DATA\_A37  
DQ-36 96 M\_DATA\_A36  
DQ-35 249 M\_DATA\_A35  
DQ-34 104 M\_DATA\_A34  
DQ-33 242 M\_DATA\_A33  
DQ-32 97 M\_DATA\_A32  
DQ-31 188 M\_DATA\_A27  
DQ-30 43 M\_DATA\_A30  
DQ-29 181 M\_DATA\_A25  
DQ-28 36 M\_DATA\_A28  
DQ-27 190 M\_DATA\_A31  
DQ-26 45 M\_DATA\_A26  
DQ-25 183 M\_DATA\_A24  
DQ-24 38 M\_DATA\_A29  
DQ-23 177 M\_DATA\_A23  
DQ-22 32 M\_DATA\_A19  
DQ-21 170 M\_DATA\_A20  
DQ-20 25 M\_DATA\_A21  
DQ-19 179 M\_DATA\_A18  
DQ-18 34 M\_DATA\_A22  
DQ-17 172 M\_DATA\_A16  
DQ-16 27 M\_DATA\_A17  
DQ-15 166 M\_DATA\_A15  
DQ-14 21 M\_DATA\_A11  
DQ-13 159 M\_DATA\_A8  
DQ-12 14 M\_DATA\_A9  
DQ-11 168 M\_DATA\_A14  
DQ-10 23 M\_DATA\_A10  
DQ-9 161 M\_DATA\_A13  
DQ-8 16 M\_DATA\_A12  
DQ-7 155 M\_DATA\_A7  
DQ-6 10 M\_DATA\_A5  
DQ-5 148 M\_DATA\_A4  
DQ-4 3 M\_DATA\_A1  
DQ-3 157 M\_DATA\_A2  
DQ-2 12 M\_DATA\_A6  
DQ-1 150 M\_DATA\_A0  
DQ-0 5 M\_DATA\_A5

BG-1 207 M\_BG\_A\_1  
BG-0 63 M\_BG\_A\_0

BA-1 224 M\_BA\_A\_1  
BA-0 81 M\_BA\_A\_0

A17 234 M\_MAA\_A16  
A16\_RAS\_N 86 M\_MAA\_A15  
A15\_CAS\_N 228 M\_MAA\_A14  
A14\_WE\_N 232 M\_MAA\_A13  
A13 65 M\_MAA\_A12  
A12 210 M\_MAA\_A11  
A11 225 M\_MAA\_A10  
A10 66 M\_MAA\_A9  
A9 68 M\_MAA\_A8  
A8 211 M\_MAA\_A7  
A7 69 M\_MAA\_A6  
A6 213 M\_MAA\_A5  
A5 214 M\_MAA\_A4  
A4 71 M\_MAA\_A3  
A3 216 M\_MAA\_A2  
A2 72 M\_MAA\_A1  
A1 79 M\_MAA\_A0

141 SMB\_CLK\_DIMM  
285 SMB\_DATA\_DIMM

SA-2 238  
SA-1 140  
SA-0 139

DIMM1 (CHANNEL-A)  
ADDRESS = 0:0 [SA1:SA0]

DIMM1\_EVENT R616 240R/1%/4  
DIMM2\_EVENT R637 240R/1%/4

M\_DATA\_A[63:0] 3

M\_MAA\_A[16:0] 3

VCC\_DDR

DQS17P 51  
DQS17N 52  
DQS16P 132  
DQS16N 133  
DQS15P 121  
DQS15N 122  
DQS14P 110  
DQS14N 111  
DQS13P 99  
DQS13N 100  
DQS12P 40  
DQS12N 41  
DQS11P 29  
DQS11N 30  
DQS10P 18  
DQS10N 19  
DQS9P 7  
DQS9N 8  
DQS8P 197  
DQS8N 196

M\_DQS\_A\_DP7 >> M\_DQS\_A\_DP7 278 DQS7P  
M\_DQS\_A\_DN7 >> M\_DQS\_A\_DN7 277 DQS7N  
M\_DQS\_A\_DP6 >> M\_DQS\_A\_DP6 267 DQS6P  
M\_DQS\_A\_DN6 >> M\_DQS\_A\_DN6 266 DQS6N  
M\_DQS\_A\_DP5 >> M\_DQS\_A\_DP5 256 DQS5P  
M\_DQS\_A\_DN5 >> M\_DQS\_A\_DN5 255 DQS5N  
M\_DQS\_A\_DP4 >> M\_DQS\_A\_DP4 245 DQS4P  
M\_DQS\_A\_DN4 >> M\_DQS\_A\_DN4 244 DQS4N  
M\_DQS\_A\_DP3 >> M\_DQS\_A\_DP3 186 DQS3P  
M\_DQS\_A\_DN3 >> M\_DQS\_A\_DN3 185 DQS3N  
M\_DQS\_A\_DP2 >> M\_DQS\_A\_DP2 175 DQS2P  
M\_DQS\_A\_DN2 >> M\_DQS\_A\_DN2 174 DQS2N  
M\_DQS\_A\_DP1 >> M\_DQS\_A\_DP1 164 DQS1P  
M\_DQS\_A\_DN1 >> M\_DQS\_A\_DN1 163 DQS1N  
M\_DQS\_A\_DP0 >> M\_DQS\_A\_DP0 153 DQS0P  
M\_DQS\_A\_DN0 >> M\_DQS\_A\_DN0 152 DQS0N

235 C2  
237 S3\_N\_C1  
93 S2\_N\_C0  
89 S1\_N  
84 S0\_N  
203 CKE1  
60 CKE0  
91 ODT-1  
87 ODT-0  
199 CB-7  
54 CB-6  
192 CB-5  
47 CB-4  
201 CB-3  
56 CB-2  
194 CB-1  
49 CB-0

DIMM\_RESET# 58 RESET\_N  
DIMM2\_EVENT 78 EVENT\_N  
3 M\_ALERT\_A\_N >> M\_ALERT\_A\_N 208 ALERT\_N  
3 M\_ACT\_A\_N >> M\_ACT\_A\_N 62 ACT\_N  
3 M\_PARITY\_A >> M\_PARITY\_A 222 PAR

230 SAVE\_N\_NC

VCC\_DDR  
144 RFU-0  
205 RFU-1  
227 RFU-2

DDRIV-288P\_BLACK-RH-23

DIMM1 (CHANNEL-A)  
ADDRESS = 0:1 [SA1:SA0]

DIMM1\_EVENT R616 240R/1%/4  
DIMM2\_EVENT R637 240R/1%/4

M\_DATA\_A[63:0] 3

M\_MAA\_A[16:0] 3

M\_BG\_A\_1  
M\_BG\_A\_0

M\_BA\_A\_1  
M\_BA\_A\_0

M\_CS#\_A3  
M\_CS#\_A2  
M\_CKE\_A3  
M\_CKE\_A2  
M\_ODT\_A3  
M\_ODT\_A2

M\_CK\_A\_DP3 >> M\_CK\_A\_DP3 218 CK1P  
M\_CK\_A\_DN3 >> M\_CK\_A\_DN3 219 CK1N  
M\_CK\_A\_DP2 >> M\_CK\_A\_DP2 74 CK0P  
M\_CK\_A\_DN2 >> M\_CK\_A\_DN2 75 CK0N

235 C2  
237 S3\_N\_C1  
93 S2\_N\_C0  
89 S1\_N  
84 S0\_N  
203 CKE1  
60 CKE0  
91 ODT-1  
87 ODT-0  
199 CB-7  
54 CB-6  
192 CB-5  
47 CB-4  
201 CB-3  
56 CB-2  
194 CB-1  
49 CB-0

DIMM\_RESET# 58 RESET\_N  
DIMM2\_EVENT 78 EVENT\_N  
3 M\_ALERT\_A\_N >> M\_ALERT\_A\_N 208 ALERT\_N  
3 M\_ACT\_A\_N >> M\_ACT\_A\_N 62 ACT\_N  
3 M\_PARITY\_A >> M\_PARITY\_A 222 PAR

230 SAVE\_N\_NC

VCC\_DDR  
144 RFU-0  
205 RFU-1  
227 RFU-2

DDRIV-288P\_BLACK-RH-23

DIMM1 (CHANNEL-A)  
ADDRESS = 0:1 [SA1:SA0]

DIMM1\_EVENT R616 240R/1%/4  
DIMM2\_EVENT R637 240R/1%/4

M\_DATA\_A[63:0] 3

M\_MAA\_A[16:0] 3

M\_BG\_A\_1  
M\_BG\_A\_0

M\_BA\_A\_1  
M\_BA\_A\_0

M\_CS#\_A3  
M\_CS#\_A2  
M\_CKE\_A3  
M\_CKE\_A2  
M\_ODT\_A3  
M\_ODT\_A2

M\_CK\_A\_DP3 >> M\_CK\_A\_DP3 218 CK1P  
M\_CK\_A\_DN3 >> M\_CK\_A\_DN3 219 CK1N  
M\_CK\_A\_DP2 >> M\_CK\_A\_DP2 74 CK0P  
M\_CK\_A\_DN2 >> M\_CK\_A\_DN2 75 CK0N

DQ-63 280 M\_DATA\_A57  
DQ-62 136 M\_DATA\_A59  
DQ-61 273 M\_DATA\_A61  
DQ-60 128 M\_DATA\_A56  
DQ-59 282 M\_DATA\_A60  
DQ-58 137 M\_DATA\_A62  
DQ-57 275 M\_DATA\_A58  
DQ-56 130 M\_DATA\_A63  
DQ-55 269 M\_DATA\_A55  
DQ-54 124 M\_DATA\_A53  
DQ-53 262 M\_DATA\_A48  
DQ-52 117 M\_DATA\_A50  
DQ-51 271 M\_DATA\_A49  
DQ-50 126 M\_DATA\_A51  
DQ-49 284 M\_DATA\_A52  
DQ-48 119 M\_DATA\_A54  
DQ-47 258 M\_DATA\_A42  
DQ-46 113 M\_DATA\_A46  
DQ-45 251 M\_DATA\_A40  
DQ-44 108 M\_DATA\_A41  
DQ-43 260 M\_DATA\_A43  
DQ-42 115 M\_DATA\_A47  
DQ-41 253 M\_DATA\_A44  
DQ-40 108 M\_DATA\_A45  
DQ-39 247 M\_DATA\_A39  
DQ-38 102 M\_DATA\_A38  
DQ-37 240 M\_DATA\_A37  
DQ-36 96 M\_DATA\_A36  
DQ-35 249 M\_DATA\_A35  
DQ-34 104 M\_DATA\_A34  
DQ-33 242 M\_DATA\_A33  
DQ-32 97 M\_DATA\_A32  
DQ-31 188 M\_DATA\_A27  
DQ-30 43 M\_DATA\_A30  
DQ-29 181 M\_DATA\_A25  
DQ-28 36 M\_DATA\_A28  
DQ-27 190 M\_DATA\_A31  
DQ-26 45 M\_DATA\_A26  
DQ-25 183 M\_DATA\_A24  
DQ-24 38 M\_DATA\_A29  
DQ-23 177 M\_DATA\_A23  
DQ-22 32 M\_DATA\_A19  
DQ-21 170 M\_DATA\_A20  
DQ-20 25 M\_DATA\_A21  
DQ-19 179 M\_DATA\_A18  
DQ-18 34 M\_DATA\_A22  
DQ-17 172 M\_DATA\_A16  
DQ-16 27 M\_DATA\_A17  
DQ-15 166 M\_DATA\_A15  
DQ-14 21 M\_DATA\_A11  
DQ-13 159 M\_DATA\_A8  
DQ-12 14 M\_DATA\_A9  
DQ-11 168 M\_DATA\_A14  
DQ-10 23 M\_DATA\_A10  
DQ-9 161 M\_DATA\_A13  
DQ-8 16 M\_DATA\_A12  
DQ-7 155 M\_DATA\_A7  
DQ-6 10 M\_DATA\_A5  
DQ-5 148 M\_DATA\_A4  
DQ-4 3 M\_DATA\_A1  
DQ-3 157 M\_DATA\_A2  
DQ-2 12 M\_DATA\_A6  
DQ-1 150 M\_DATA\_A0  
DQ-0 5 M\_DATA\_A5

BG-1 207 M\_BG\_A\_1  
BG-0 63 M\_BG\_A\_0

BA-1 224 M\_BA\_A\_1  
BA-0 81 M\_BA\_A\_0

A17 234 M\_MAA\_A16  
A16\_RAS\_N 86 M\_MAA\_A15  
A15\_CAS\_N 228 M\_MAA\_A14  
A14\_WE\_N 232 M\_MAA\_A13  
A13 65 M\_MAA\_A12  
A12 210 M\_MAA\_A11  
A11 225 M\_MAA\_A10  
A10 66 M\_MAA\_A9  
A9 68 M\_MAA\_A8  
A8 211 M\_MAA\_A7  
A7 69 M\_MAA\_A6  
A6 213 M\_MAA\_A5  
A5 214 M\_MAA\_A4  
A4 71 M\_MAA\_A3  
A3 216 M\_MAA\_A2  
A2 72 M\_MAA\_A1  
A1 79 M\_MAA\_A0

141 SMB\_CLK\_DIMM  
285 SMB\_DATA\_DIMM

SA-2 238  
SA-1 140  
SA-0 139

DIMM1 (CHANNEL-A)  
ADDRESS = 0:1 [SA1:SA0]

DIMM1\_EVENT R616 240R/1%/4  
DIMM2\_EVENT R637 240R/1%/4

M\_DATA\_A[63:0] 3

M\_MAA\_A[16:0] 3

M\_BG\_A\_1  
M\_BG\_A\_0

M\_BA\_A\_1  
M\_BA\_A\_0

M\_CS#\_A3  
M\_CS#\_A2  
M\_CKE\_A3  
M\_CKE\_A2  
M\_ODT\_A3  
M\_ODT\_A2

M\_CK\_A\_DP3 >> M\_CK\_A\_DP3 218 CK1P  
M\_CK\_A\_DN3 >> M\_CK\_A\_DN3 219 CK1N  
M\_CK\_A\_DP2 >> M\_CK\_A\_DP2 74 CK0P  
M\_CK\_A\_DN2 >> M\_CK\_A\_DN2 75 CK0N

235 C2  
237 S3\_N\_C1  
93 S2\_N\_C0  
89 S1\_N  
84 S0\_N  
203 CKE1  
60 CKE0  
91 ODT-1  
87 ODT-0  
199 CB-7  
54 CB-6  
192 CB-5  
47 CB-4  
201 CB-3  
56 CB-2  
194 CB-1  
49 CB-0

DIMM\_RESET# 58 RESET\_N  
DIMM2\_EVENT 78 EVENT\_N  
3 M\_ALERT\_A\_N >> M\_ALERT\_A\_N 208 ALERT\_N  
3 M\_ACT\_A\_N >> M\_ACT\_A\_N 62 ACT\_N  
3 M\_PARITY\_A >> M\_PARITY\_A 222 PAR

230 SAVE\_N\_NC

VCC\_DDR  
144 RFU-0  
205 RFU-1  
227 RFU-2

DDRIV-288P\_BLACK-RH-23

DIMM1 (CHANNEL-A)  
ADDRESS = 0:1 [SA1:SA0]

DIMM1\_EVENT R616 240R/1%/4  
DIMM2\_EVENT R637 240R/1%/4

M\_DATA\_A[63:0] 3

M\_MAA\_A[16:0] 3

M\_BG\_A\_1  
M\_BG\_A\_0

M\_BA\_A\_1  
M\_BA\_A\_0

M\_CS#\_A3  
M\_CS#\_A2  
M\_CKE\_A3  
M\_CKE\_A2  
M\_ODT\_A3  
M\_ODT\_A2

M\_CK\_A\_DP3 >> M\_CK\_A\_DP3 218 CK1P  
M\_CK\_A\_DN3 >> M\_CK\_A\_DN3 219 CK1N  
M\_CK\_A\_DP2 >> M\_CK\_A\_DP2 74 CK0P  
M\_CK\_A\_DN2 >> M\_CK\_A\_DN2 75 CK0N

235 C2  
237 S3\_N\_C1  
93 S2\_N\_C0  
89 S1\_N  
84 S0\_N  
203 CKE1  
60 CKE0  
91 ODT-1  
87 ODT-0  
199 CB-7  
54 CB-6  
192 CB-5  
47 CB-4  
201 CB-3  
56 CB-2  
194 CB-1  
49 CB-0

DIMM\_RESET# 58 RESET\_N  
DIMM2\_EVENT 78 EVENT\_N  
3 M\_ALERT\_A\_N >> M\_ALERT\_A\_N 208 ALERT\_N  
3 M\_ACT\_A\_N >> M\_ACT\_A\_N 62 ACT\_N  
3 M\_PARITY\_A >> M\_PARITY\_A 222 PAR

230 SAVE\_N\_NC

VCC\_DDR  
144 RFU-0  
205 RFU-1  
227 RFU-2

DDRIV-288P\_BLACK-RH-23

DIMM1 (CHANNEL-A)  
ADDRESS = 0:1 [SA1:SA0]

DIMM1\_EVENT R616 240R/1%/4  
DIMM2\_EVENT R637 240R/1%/4

M\_DATA\_A[63:0] 3

M\_MAA\_A[16:0] 3

M\_BG\_A\_1  
M\_BG\_A\_0

M\_BA\_A\_1  
M\_BA\_A\_0

M\_CS#\_A3  
M\_CS#\_A2  
M\_CKE\_A3  
M\_CKE\_A2  
M\_ODT\_A3  
M\_ODT\_A2

M\_CK\_A\_DP3 >> M\_CK\_A\_DP3 218 CK1P  
M\_CK\_A\_DN3 >> M\_CK\_A\_DN3 219 CK1N  
M\_CK\_A\_DP2 >> M\_CK\_A\_DP2 74 CK0P  
M\_CK\_A\_DN2 >> M\_CK\_A\_DN2 75 CK0N

235 C2  
237 S3\_N\_C1  
93 S2\_N\_C0  
89 S1\_N  
84 S0\_N  
203 CKE1  
60 CKE0  
91 ODT-1  
87 ODT-0  
199 CB-7  
54 CB-6  
192 CB-5  
47 CB-4  
201 CB-3  
56 CB-2  
194 CB-1  
49 CB-0

DIMM\_RESET# 58 RESET\_N  
DIMM2\_EVENT 78 EVENT\_N  
3 M\_ALERT\_A\_N >> M\_ALERT\_A\_N 208 ALERT\_N  
3 M\_ACT\_A\_N >> M\_ACT\_A\_N 62 ACT\_N  
3 M\_PARITY\_A >> M\_PARITY\_A 222 PAR

230 SAVE\_N\_NC

VCC\_DDR  
144 RFU-0  
205 RFU-1  
227 RFU-2

DDRIV-288P\_BLACK-RH-23

DIMM1 (CHANNEL-A)  
ADDRESS = 0:1 [SA1:SA0]

DIMM1\_EVENT R616 240R/1%/4  
DIMM2\_EVENT R637 240R/1%/4

M\_DATA\_A[63:0] 3

M\_MAA\_A[16:0] 3

M\_BG\_A\_1  
M\_BG\_A\_0

M\_BA\_A\_1  
M\_BA\_A\_0

M\_CS#\_A3  
M\_CS#\_A2  
M\_CKE\_A3  
M\_CKE\_A2  
M\_ODT\_A3  
M\_ODT\_A2

M\_CK\_A\_DP3 >> M\_CK\_A\_DP3 218 CK1P  
M\_CK\_A\_DN3 >> M\_CK\_A\_DN3 219 CK1N  
M\_CK\_A\_DP2 >> M\_CK\_A\_DP2 74 CK0P  
M\_CK\_A\_DN2 >> M\_CK\_A\_DN2 75 CK0N

235 C2  
237 S3\_N\_C1  
93 S2\_N\_C0  
89 S1\_N  
84 S0\_N  
203 CKE1  
60 CKE0  
91 ODT-1  
87 ODT-0  
199 CB-7  
54 CB-6  
192 CB-5  
47 CB-4  
201 CB-3  
56 CB-2  
194 CB-1  
49 CB-0

DIMM\_RESET# 58 RESET\_N  
DIMM2\_EVENT 78 EVENT\_N  
3 M\_ALERT\_A\_N >> M\_ALERT\_A\_N 208 ALERT\_N  
3 M\_ACT\_A\_N >> M\_ACT\_A\_N 62 ACT\_N  
3 M\_PARITY\_A >> M\_PARITY\_A 222 PAR

230 SAVE\_N\_NC

VCC\_DDR  
144 RFU-0  
205 RFU-1  
227 RFU-2

DDRIV-288P\_BLACK-RH-23

DIMM1 (CHANNEL-A)  
ADDRESS = 0:1 [SA1:SA0]

DIMM1\_EVENT R616 240R/1%/4  
DIMM2\_EVENT R637 240R/1%/4

M\_DATA\_A[63:0] 3

M\_MAA\_A[16:0] 3

M\_BG\_A\_1  
M\_BG\_A\_0

M\_BA\_A\_1  
M\_BA\_A\_0

M\_CS#\_A3  
M\_CS#\_A2  
M\_CKE\_A3  
M\_CKE\_A2  
M\_ODT\_A3  
M\_ODT\_A2

M\_CK\_A\_DP3 >> M\_CK\_A\_DP3 218 CK1P  
M\_CK\_A\_DN3 >> M\_CK\_A\_DN3 219 CK1N  
M\_CK\_A\_DP2 >> M\_CK\_A\_DP2 74 CK0P  
M\_CK\_A\_DN2 >> M\_CK\_A\_DN2 75 CK0N

235 C2  
237 S3\_N\_C1  
93 S2\_N\_C0  
89 S1\_N  
84 S0\_N  
203 CKE1  
60 CKE0  
91 ODT-1  
87 ODT-0  
199 CB-7  
54 CB-6  
192 CB-5  
47 CB-4  
201 CB-3  
56 CB-2  
194 CB-1  
49 CB-0

DIMM\_RESET# 58 RESET\_N  
DIMM2\_EVENT 78 EVENT\_N  
3 M\_ALERT\_A\_N >> M\_ALERT\_A\_N 208 ALERT\_N  
3 M\_ACT\_A\_N >> M\_ACT\_A\_N 62 ACT\_N  
3 M\_PARITY\_A >> M\_PARITY\_A 222 PAR

230 SAVE\_N\_NC

VCC\_DDR  
144 RFU-0  
205 RFU-1  
227 RFU-2

DDRIV-288P\_BLACK-RH-23

DIMM1 (CHANNEL-A)  
ADDRESS = 0:1 [SA1:SA0]

DIMM1\_EVENT R616 240R/1%/4  
DIMM2\_EVENT R637 240R/1%/4

M\_DATA\_A[63:0] 3


M\_MAA\_A[16:0] 3


M\_BG\_A\_1  
M\_BG\_A\_0

M\_BA\_A\_1  
M\_BA\_A\_0










M\_CS#\_A3  
M\_CS#\_A2  
M\_CKE\_A3  
M\_CKE\_A2  
M\_ODT\_A3  
M\_ODT\_A2















### DIMM SLOT PN BY SPEC



Between in CPU and DIMM SLOT  
Bottom side ,OB add








Port D DisplayPort








<b>MICRO-STAR INT'L CO.,LTD</b>			
<b>MS-7A70</b>			
Size Custom	Document Description <b>PCH-GPIO/USB0C#/SATASTRAP</b>		Rev
Date: Monday, September 18, 2016	Sheet	14	of 56




If an AMT capable Intel WLAN device is not implemented then this signal can be left as NO CONNECT (NC).








TOP Swap



Internal pull-down 20K is disabled after PLTRST#


No Reboot



0 : DISABLE (Default)  
1 : ENABLE

Internal pull-down 20K is disabled after PLTRST#


AMT and SBA with confidentiality



0 : DISABLE  
1 : ENABLE (Default)

Internal pull-down 20K is disabled after RSMRST


ESPI FLASH SHARING MODE



0 : MASTER ATTACHED FLASH SHARING  
1 : SLAVE ATTACHED FLASH SHARING

Internal pull-down 20K is disabled after RSMRST


LPC eSPI Mode



0 : LPC  
1 : eSPI

Internal pull-down 20K is disabled after RSMRST


Boot BIOS



0 : SPI  
1 : LPC

Internal pull-down 20K is disabled after PLTRST

HDA\_SDO



MICRO-STAR INT'L CO.,LTD

MS-7A70

Size Custom	Document Description PCH-Strap	Rev 10
Date: Monday, September 12, 2016	Sheet 18 of 56	





2015.6.8 change net\_name to SMBCLK\_VSB and SMBDATA\_VSB

15,19 SMBCLK\_VSB\_R  
15,19 SMBDATA\_VSB\_R



2014.12.29

12 PE5\_SLOT2\_TX  
12 PE5\_SLOT2\_TX#

C329 0.22uF 3X4  
C330 0.22uF 3X4

PE5\_SLOT2\_TX\_C  
PE5\_SLOT2\_TX#\_C

H110 only GEN2 stuff 0.1uF  
B150 Support GEN3 stuff 0.22uF



2016.1.12 add C321 C336

2015.6.8 change net\_name to SMBCLK\_VSB and SMBDATA\_VSB

15,19 SMBCLK\_VSB\_R  
15,19 SMBDATA\_VSB\_R



2014.12.29

12 PE6\_SLOT3\_TX  
12 PE6\_SLOT3\_TX#

C374 0.22uF 3X4  
C375 0.22uF 3X4

PE6\_SLOT3\_TX\_C  
PE6\_SLOT3\_TX#\_C

H110 only GEN2 stuff 0.1uF  
B150 Support GEN3 stuff 0.22uF



2015.6.16 add C65

2016.1.12 add C354 C433





MICRO-STAR INT'L CO.,LTD

MS-7A70

Size	Custom	Document Description	Rev
		PCIE SLOT-PCH(X1)	10
Date:	Monday, September 12, 2016	Sheet	20 of 56



[illegible][illegible]

remove

The schematic shows the electrical connections for the MINIDIN12P-RH-1 connector. It includes two tables of component values and pin configurations.

Signal	Resistor	Value	Pin	Signal
MSCLK	R20	4.7K/4	8	KB DT
MSDAT	R25	4.7K/4	9	KB CK
KBCLK	R45	4.7K/4	1	
KBCLK	R46	4.7K/4	2	
KBDAT	R18	4.7K/4	10	

Signal	Resistor	Value	Pin	Signal
KBDAT	R16	33R/4	11	KB DT
KBCLK	R38	33R/4	12	KB CK
MSDAT	R31	33R/4	7	MS DT
MSCLK	R21	33R/4	6	MS CK

Other components shown include capacitors C1 (0.1uF), C56-C60 (100nF), and ESD protection diodes U17 and U18 connected to ground.

Figure 10 illustrates the typical power supply circuit for the i.MX8M Mini. The circuit includes the following components and connections:

- Vcore:** Connected to VIN0 via resistor R303 (10K1%4) and bypass capacitor C319 (10u6.3X6).
- Vcore\_12V:** Connected to VIN0 via resistor R315 (220K1%4) and bypass capacitor C325 (0.1u16X4).
- VDD\_DDR:** Connected to VIN0 via resistor R680 (10K1%4) and bypass capacitor C479 (10u6.3X6).
- VDIMM:** Connected to VIN0 via resistor R683 (10K1%4) and bypass capacitor C480 (10u6.3X6).
- VCCIO:** Connected to VIN4 via resistor R683 (10K1%4) and bypass capacitor C480 (10u6.3X6).
- VCC5:** Connected to VIN1 via resistor R306 (12K1%4) and bypass capacitor C324 (0.1u16X4).
- PCH\_1VSB:** Connected to VIN2 via resistor R305 (10K1%4) and bypass capacitor C507 (10u6.3X6).
- VCCSA:** Connected to VIN5 via resistor R684 (10K1%4) and bypass capacitor C481 (10u6.3X6).
- VGT:** Connected to VIN6 via resistor R685 (10K1%4) and bypass capacitor C482 (10u6.3X6).




MS-7A70

Size Custom	Document Description <b>SIO-NCT5563D-M</b>	Rev 10
Date: Monday, September 12, 2016	Sheet 22 of 56	

# TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE

## 2.GPIO パBIOSち伝 PWM/DC MODE








Type B:  
ALC892/887

2014.09.15

CA4 closed PIN25

CA3 closed PIN38


CA38 closed PIN38





2016.01.21 ADD

SMD CAP: Fail to test THD+N  
EL/SOLID cap: Test THD+N will Pass


2015.05.22 change to OSC










CA29.CA30 close to Pin27



Closed Codec



CA23,CA24 close to LA1



Varistor --> cap for cost down


D0G-2950500-SI0  
D0G-3010510-I05  
Close to Jack




MICRO-STAR INT'L CO.,LTD			
MS-7A70			
Size	Document Description	Rev	
Custom	AUDIO - ALC892/887	10	
Date:	Monday, September 12, 2016	Sheet	25 of 56

## Rear Line OUT De-POP circuit

De-pop circuit for Rear Line out & Front Headphone out)



## AUDIO LED



LED : D0C-040S600-E07  
LED : D0C-040T300-H91  
AVL: D0C-040S300-E07  
LED : D0C-040R700-H91  
RGB : D0C-040R700-H91




MICRO-STAR INT'L CO.,LTD

MS-7A70

Size Custom	Document Description AUDIO - depop circuit	Rev 10
Date: Monday, September 12, 2016	Sheet 26 of 56	

## RTL8111G/RTL8111H Giga LAN

8111H:B06-08111CC-R09  
8111G:B06-081116C-R09




## 8111G POWER Consumption

	3.3V @ mA	mW
10 M Idle/TxRx	17.15/116.7	56.6/385.1
100 M Idle/TxRx	71.45/129.5	235.8/427.4
Giga Idle/TxRx	179.1/243.9	591/804.9
ALDPS	6.41	21.15

## 8111H POWER Consumption

	3.3V @ mA	mW
10 M Idle/TxRx	9.9/84.69	32.67/279.48
100 M Idle/TxRx	48.11/92.44	158.76/305.05
Giga Idle/TxRx	124.5/177.57	410.85/585.98
ALDPS	5.50	18.15




**MICRO-STAR INT'L CO.,LTD**

**MS-7A70**












Size Custom	Document Description <b>LAN - RTL8111H</b>	Rev 10
Date: Monday, September 12, 2016		Sheet 27 of 56

VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)












HDMI, DVI : 1920x1200 at 60 Hz (16:10 WUXGA)



Size Custom	Document Description <b>VGA Connector</b>	Rev 10
Date: Monday, September 12, 2016		Sheet 30 of 56












12 MB\_USB30\_TX5+ C164 C0.1u16X4 SSTXP5  
12 MB\_USB30\_TX5- C165 C0.1u16X4 SSTXN5

12 MB\_USB30\_RX5+  
12 MB\_USB30\_RX5-

12 MB\_USB30\_TX6+ C153 C0.1u16X4 SSTXP6  
12 MB\_USB30\_TX6- C154 C0.1u16X4 SSTXN6

12 MB\_USB30\_RX6+  
12 MB\_USB30\_RX6-








12 MB\_USB30\_TX1+ C92 C0.1u16X4 SSTXP1  
12 MB\_USB30\_TX1- C93 C0.1u16X4 SSTXN1


12 MB\_USB30\_RX1+  
12 MB\_USB30\_RX1-

12 MB\_USB30\_TX2+ C94 C0.1u16X4 SSTXP2  
12 MB\_USB30\_TX2- C95 C0.1u16X4 SSTXN2


12 MB\_USB30\_RX2+  
12 MB\_USB30\_RX2-








## VBUS OC#




## VCOM OC#




## Current Mode

L - Default for 900mA  
M - Mid (500K) for 1.5A  
H - High (10K) for 3A




## TYPE-A





## TYPE-C

USB3.0  
D0G-06A030C-A68 Main  
D0G-05A0300-I14 AVL  
D0G-06A050C-A68 AVL  
D0G-05A056C-I05 AVL  
D0G-45B031C-005 AVL



## ESD Protection NEAR CONNECTOR

close to Type C Connector





15 PCH\_SPI0\_IO2 << PCH\_SPI0\_IO2  
15 PCH\_SPI0\_IO3 << PCH\_SPI0\_IO3

15 PCH\_SPI0\_CS0# << PCH\_SPI0\_CS0#  
15 PCH\_SPI0\_CLK << PCH\_SPI0\_CLK  
15 PCH\_SPI0\_MISO << PCH\_SPI0\_MISO  
15 PCH\_SPI0\_MOSI << PCH\_SPI0\_MOSI

SPI CS# < 25pF  
D0G-0402510-S10

2014.08.25

Close to JSP11

C399 C0.1u16X4

2014.12.15

PCH\_SPI0\_MISO R551 X 1K/4  
PCH\_SPI0\_MOSI R583 X 1K/4

For TL624-1.1 : Stuff D4  
Old : Only RSVD (Because 12V level)

For TL624-1.1 : Stuff R493  
Old : Don't stuff R493

For TL624-1.1 : Stuff R494  
Old : Don't stuff R494

2015.04.23

2015.01.15

2014.09.24 For intel MOW36 update

pull down resistor on SPI0\_IO3 is needed for SKL S/H platforms with pre-ES1/ES1 samples.

20150115  
update this issue for PRE-ES2/ES2 refer mail 20150115  
From syng

2015.05.27 SPI\_IO3 floating

\* if you not support Standby power in S5 Status, component Q14.G Pull-high to +12V & Q14 MOS select 2N7002

\* if you support Standby power in S5 Status(Ex; PCH is B75 Chipset), component Q14.G Pull-high to ATX\_5VSB, Q14 must select "Vth" under 1V (Component Suggestion as below)

D03-0341409-A68 / D03-0230019-A30

For TL624-1.1 (SKYLAKE)  
In skylake, PCH core is powered by VSB which need sink RSMRST#  
to low by SPI\_SW\_SEL.




MICRO-STAR INT'L CO.,LTD


MS-7A70

Size Custom	Document Description BIOS ROM	Rev 10
Date: Monday, September 12, 2016	Sheet 37 of 56	

## 5VDIMM FOR DDR




## 5VDUAL




2015.09.15


## SIO\_3VA



## 3VDSW



## 3VSB cost down



2015.7.20 add EC33



MICRO-STAR INT'L CO.,LTD

MS-7A70


Size	Document Description	Rev
Custom	ACPI CONTROLLER	10
Date: Monday, September 12, 2016	Sheet 38 of 56	





For drvirer Gate Mos Use

**MS-7A70**

Size Custom	Document Description <b>PWM-RT3606BC</b>	Rev 10
Date: Monday, September 12, 2016		Sheet 39 of 56








$$\begin{aligned} OCP &= 13.2A * 1.5 = 19.8A \\ R_{ocs}(R95) &= OCP * R_{dson}[Low\ side] / 10uA \\ &= 19.8A * 4.6m\Omega / 10uA \\ &= 9.108K \end{aligned}$$


# 4DIMM :2.84A FOR DDR VPP2.5V

$$OCP=2.24A*1.5=3.36A????$$



## DDR VTT Power






## VCCSTPLL

1.0V; 250mA


For Cost down VCCST&VCCPLL merge

2015.12.01  
R679,R811 47k-->4.7k



2015.05.25 add circuit


2015.12.01  
REMOVE CIRCUIT




MAX:250mA

VCCIO ramped and stable before  
beginning of VCCOPC/VCCOPIO ramp  
VCCST/PLL stable 1ms before PROCPPWRGD

## PS2 POWER



USB MODE



## UPI VOLTAGE CONSOLE

Main:134-3933009-N62  
AVL:134-1816P09-U33



MICRO-STAR INT'L CO.,LTD

MS-7A70

Size	Document Description	Rev
Custom	CPU PWR_ST/PLL	10
Date:	Monday, September 12, 2016	Sheet 44 of 56

# PCH 1VSB

1.0V; 11A

OCF = 11A\*1.5=16.5A

Rocset = 1.5 \* Imax \* Rdson(low) / Iocset  
= 1.5 \* 11A \* 4.6mohm / 10uA  
= 7.59K


Rdson(low) 4.5V  
D03-4C05N03-005 : 5 mohm  
D03-632BA0C-N03 : 4.6mohm  
D03-3056M00-U47 : 6.2mohm

2015.04.23 change to UP1540

$$I_{rms} = I_{out} * \sqrt{(V_{out}/V_{in}) * (1 - (V_{out}/V_{in}))}$$


$$= 10.664 * 0.4$$

$$= 4.2656A < 5000mA$$







*ILIMIT=8.5~9A*

$$OCP = 5.5A * 1.5 = 8.25A$$
VCCIO


## ATX POWER CONNECTOR






FRONT PANNEL




### Speaker Pin Header



LED ( for NV5533)



## TPM



**MICRO-STAR INT'L CO.,LTD**

**MS-7A70**


Size Custom	Document Description <b>ATX F_Panel/TPM/PWR FAULT</b>	Rev 10
Date: Monday, September 12, 2016		Sheet 48 of 56





## DIMM LED

LED: D0C-040S200-E07



## LED

: D0C-040P100-H91

AVL: D0C-040S500-E07


## LED

フ : D0C-040T200-H91


AVL: D0C-040S200-E07

需做紅白LED colay 線路, 因VF值不一樣, 供電的電壓要特別注意.

無上鐵蓋作法 - 參考7A16



上鐵蓋做法 - 參考7A58



## BOTTOM LED

LED: D0C-040S300-E07



## LED

フ : D0C-040T300-H91

AVL: D0C-040S300-E07





## LED




: D0C-040S600-E07



MICRO-STAR INT'L CO.,LTD			
MS-7A70			
Size	Document Description	Rev	
Custom	DIMM LED&BOTTOM LED	10	
Date:	Monday, September 12, 2016	Sheet	50 of 56


EMI CAP






MAIN:PD0-07A7010-G37  
AVL:PD0-07A7010-E48


## Test points




## Mounting Holes



## Optical Fiducial Marks-120



## Simulation



MICRO-STAR INT'L CO.,LTD

MS-7A70

Size	Document Description	Rev
Custom	Manual Parts	10
Date:	Monday, September 12, 2016	Sheet 52 of 56